Due to technical difficulties with the Course Catalogue, students should confirm course availability with Visual Schedule Builder (VSB) and Minerva. In cases where the Course Catalogue differs from these systems, VSB and Minerva should be considered the source of truth.

ECSE 425. Computer Architecture.

Credits: 3
Offered by: Electrical & Computer Engr (Faculty of Engineering)
Terms offered: Winter 2027
View offerings for Winter 2027 in Visual Schedule Builder.

Description

Trends in technology. CISC vs. RISC architectures. Pipelining. Instruction level parallelism. Data and Control Hazards. Static prediction. Exceptions. Dependencies. Loop level paralleism. Dynamic scheduling, branch prediction. Branch target buffers. Superscalar and N-issue machines. VLIW. ILP techniques. Cache analysis and design. Interleaved and virtual memory. TLB translations and caches.
  • (3-1-5)
  • Prerequisites: ECSE 324
  • Tutorials assigned by instructor.

Most students use Visual Schedule Builder (VSB) to organize their schedules. VSB helps you plan class schedules, travel time, and more.

Launch Visual Schedule Builder
Back to top

We use cookies to help improve the usability of our websites.

What are you comfortable with?