Due to technical difficulties with the Course Catalogue, students should confirm course availability with Visual Schedule Builder (VSB) and Minerva. In cases where the Course Catalogue differs from these systems, VSB and Minerva should be considered the source of truth.

ECSE 541. Design of Multiprocessor Systems-­on-­Chip.

Credits: 3
Offered by: Electrical & Computer Engr (Faculty of Engineering)
Terms offered: Fall 2026
View offerings for Fall 2026 in Visual Schedule Builder.

Description

Modelling, design, evaluation, and optimization of multiprocessor systems-on-chips (MPSoCs). Introduction to system-level modelling of MPSoC architecture; system performance, power, and lifetime modelling; fault and defect tolerance; automatic general and heuristic design space exploration and design optimization; resource allocation, application mapping, and task scheduling.
  • (3-0-6)
  • Corequisites: ECSE 420 or ECSE 421 or ECSE 425 or ECSE 444

Most students use Visual Schedule Builder (VSB) to organize their schedules. VSB helps you plan class schedules, travel time, and more.

Launch Visual Schedule Builder
Back to top

We use cookies to help improve the usability of our websites.

What are you comfortable with?